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The details of the digital systems can be conveniently input
into the design automation system by means of Hardware Description
Language (HDL). The Computer Aided Design and Test (CADAT) system
at NASA MSFC is used for the LSI design. The Digital Design Language
(DDL) has been selected as HDL for the CADAT System. DDL translator
output can be used for the hardware implementation of the digital
design. This Thesis addresses problems of selecting the standard
cells from the CADAT standard cell library to realize the logic
implied by the DDL description of the system.
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The details of the digital systems design can be conveniently in-
put into a design automation system by means of Hardware Description
Languages (HDL). The use of HDLs in Large Scale Integrated (LSI) cir-
cuit design automation is not widespread for the following reasons [1]:
(1) The difficulty in translating the HDL description into an
implementable format, such as the interconnection of
standard circuit modules, logic diagram, etc..
(2) Non-uniform design methodologies: The designer in prac-
tice uses a variety of design techniques that can not be
clearly identified as top-down or bottom-up methods.
(3) The time and cost involved in transporting and tailoring
the HDL software developed at one design center to another.
The complexity of the LSI circuit is greatly increased due to the
advent of Very Large Scale Integration (VLSI). Hence, the breadboard
for a VLSI circuit is a VLSI circuit itself. A thorough verification
of the VLSI design at the earliest stage in the design cycle is abso-
lutely necessary to minimize the costs of mask fabrication and wafer
processing brought about by the later changes in the design. The HDL
can be used to provide such high-level verification capability of a
VLSI design [1.].
The Computer Aided Design And Test (CADAT) system of the National
Aeronautics and Space Administration (NASA)/Marshall Space Flight Center













i	 inputs the detail of the Integrated Circuit (IC) to CADAT as a seti of
standard cells and their interconnections. The standard cell selection
i
is done manually from a standard cell library. This design description
is at the logic diagram level. Detailed logic simulation and refine-
ments are carried out on the design. The final design is input to the
automatic test pattern generation and placement and routing programs.
The IC mask pattern generation is refined interactively and mask anal-
ysis and performance simulation are done before fabricating the mask.
The last two steps in the IC fabrication are the wafer processing and
the final testing [2].
The HDL would help the designer to simulate his design and refine
it at a high-level before entering his design into the current system.
The logic synthesizer (hardware compiler) would allow automatic selec-
tion of the standard cells from the standard cell library acid intercon-
nectiun of these selected cells to realize the logic implied by the HDL
description.
The Digital Systems Design Language (DDL) [3] has been selected [4]
as the HDL for the CARAT system. The DDL Translator (DDLTRN) [3,4]
{	 venerates a set of Boolean Equations (BE) and a set of Register Transfer
Equations (RTE) from a DDL description of the digital system. This
1
Report addresses the problem of selecting standard cells from the stand-
ard cell library and interconnecting these selected cells to realize the
logic implied by the Us and RTES.
L	 Chapter 2 is a brief review of literature on the Hardware Design
Process, HDL and the CADAT system. Chapter 3 	 summarizes the constructs
available in DDL and discusses the translator program DDLTRN. The Hard-
ware Synthosis Algorithm (HSA) is described in Chapter 4. Chapter 5
y
1
4provide-, the implementat. ion details of NSA on SEE-32 computer :+ystem.





CHAPTER 2. HDLS IN HARDWARE DESIGN
This chapter provides a brief review of the Hardware Design method-
ologies. Uses of HDLs in the design process are identified along with
requirements for HDL to be useful in the CADAT system. A brief descrip-
tion of the CADAT system is also given.
i	 2.1 THE HARDWARE DESIGN PROCESS
It is difficult to describe the hardware design process formally,
since it is still an art and depends to a large extent on the individ-
ua?. designer and on the specific design problem to be solved. Starting
i
from a set of sometimes vague and incomplete specifications, the de-
signer applies a series of successive improvements until the system can
be realized within a given technological environment, or until it is
clear that the specifications are not feasible [S].
It is impossible to create a final design at once unless the design
is trivial. Two specific approaches to sys`.ems design arz often recom-
mended. The top-down approach is the approach whcr.:^ the designer di-
vides a problem into a number of interconnected sub-problems. This pro-
cess is then repeated until a solution to each of the sub-problems is
known or until a well-known procedure can be applied to solve these sub-
problems. In the bottom-up approach, several elementary compoenets are
combined to form more compl-:, ones until the complete system design is
achieved. In practice, the designer uses a combination of both the ap-
proaches [6].
Normal methods do exist for solving zertain problems, such as min-
imization of combinational circuits [i], or the state assignments for
5
6I
^	 sequential circuits [ 8]. However, a "Library" of examples is used by
many designers "o base their designs. These examples are drawn from
i
t	 the previous design experiences, the literature, or the class-room
exposure. The advent of Medium Scale Integration (MSI) and. LSI building
blocks has magnifies this tendency of constructing hardware design by
"example" [5,6].
In the early stages of the design cycle more emphasis is placed
on the behavior ,^ f cne system than the structural aspects. In the later
stages, the designer adds more and more structural informatira to the
design in progress until the physical design can be implemented using
the available components. The design of digital systems usually con-
sists of several levels of refinements. In actual design practice, it
is not desirable to predetermine the amount of detail at which a de-
signer should work. The amount of detail is dependent on the technology
used	 implement a design. The amount of detail varies wit :i the in-
dividual designer [6,9]. The levels in which a digital system can be
described [2] are shown below:
(1) Algorithmic level which specifies only the algorithm used
by the hardware for the problem solution,
(2) Processor Memory Switch (PMS) level which describes the
system in terms of processing units, memory component,
peripherals, and switching networks,
(3) Instruction level (programming level) where the instructions
and their interpretation rules are specified,
(4) Register transfer level where the registers ara system
elements, and the data transfer between these registers are
specified according to some rule,
7(5) Switching circuit level where the structure consists of an
interconnection of gates and flip-flops and the behavior
is given by a set of BEs, and
(6) Circuit level where the gates and flip-flops are replaced
by the circuit elements such as transistors, diodes,
registers, etc..
2.2 COMPUTER HARDWARE DESCRIPTION LANGUAGE [2]
High Level Languages (HLL) are used by the software designers to
ex-iress the algorithms in terms of language statements. On the other
hand, HDLs are used by the digital circuit designers to describe the
system being designed. The parallelism, nonrecursive nature, and the
timing issues of the hardware can be easily described by an HDL.
The HDLs differ from the pure sequential nature of a general HLL.
An HDL can also be classified as a procedural or a non-procedural lan-
guage. Each statement in a non-procedural HDL description would contain
a label which describes the condition under which the activities de-
scribed by the statement are to be performed, and hence does not reflect
tlic ordering of the activities. In a procedural HDL description, the
statements are ordered. The activities described by the statements are
performed in that order [2]. HDLs have been in existance since the ear-
ly 1980's. However, within the last few years, a serious effort is be-
ing made to bring HDLs into the design process as useful tools. The
major applications of an HDL [2,5] are listed below:
(1) Description of the behavior and/or structure of a system.
This provides an accurate communication of the system
details among designers and users.
(2) A convenient documentation tool to generate users manuals,
8
service manuals, etc..
(3) Input of the system description into a computer for simu-
lation and design verification at various levels of de-
i
	 tails.
(4) Software generation tool at the preprototype levels, thus
bridging the Hardware/Software development time gap.
(5) Convenient incorporation of design changes into the design
documentation.
(6) Designer/user communication interface at the desired level
of complexity.
(7) As the input to an automatic hardware synthesizer.
Several requirements can be imposed on an HDL to be suitable in
an IC design automation environment. Some of such requirements are
[2,10]:
(1) The language should serve as a medium at and below the
register-transfer level of system description, since the
majority of designs call for such a level of detail.
(2) A translator whose output is amenable to easier logic syn-
thesis and test vector generation is required. A simula-
tion capacity is required. The translator and simulator
of HDL shall be written in a HLL for the portability
aspect.
(3) The Language should be easy to learn and remember, since a
hardware designer may not be a software expert.
(4) The design changes should be incorporated into the de-
scription and corresponding translation should be done
preferably without a complete retranslation. This feature
9
(	
will be useful for an interactive environment.
(5) The structural detail provided at any design level varies
from designer to designer. The HDL should allow the de-
signer to control the amount of the detail during each de-
sign phase.
(6) The description of the standard cells as system components
i
should be straight-forward. If the system is partitioned
by the designer to accomodate the standard cells, this
partitioning should be retained by the HDL translator. This
will enable a modular hardware synthesis.
The following five criteria were used in selecting a suitable HDL
for the CADAT system at NASA-MSFC [2,10]:
(1) Activity
(2) Level of description
(3) Software availability and portability
(4) Ease of logic generation, and
(5) Modularity.
Activity criteria requires one to choose an available popular lan-
guage. The process of improving and adding the newer capabilities to
the selected HDL would be aided by the active interest of the other
groups in the language. The level of description must be at the
register transfer and/or below to aid the LSI design environment. The
selected HDL should have a translator and a simulator. The general port-
ability of the CADAT software should be maintained. Any UI L translator
oriented towards providing information for a simulator, collects and
rearanges the combinational logic and register transfers. Easier logic
10
Igeneration must be possible from this intermediate translated descrip-
tion. The HDL description should be modular enough to reflect the
modularity of the hardware, to enable easier understanding and modular
design verification [2,10].
Among a field of more than 40 HDLs that are recently reported,
only 4 prominent HDLs (Computer Design Language (CDL), A Hardware Pro-
gramming Language (APHL), Digital Systems Design Language (DDL), and
Instruction Set Processor (ISP)) passed activity criterion. These were
further ,ompared and analyzed with respect to the other criteria and the
DDL was chosen [10,11], for the CADAT system.
2.3 CADAT SYSTEM [12,131
The CADAT system of NASA-MSFC is used in the design and fabrica--
tion of ICs and evaluation of IC design in newer technologies. The
CADAT system consists of 3 subsystems: Layout subsystem (LAYOUT),
Evaluation subsystem (EVAL), and Design intent subsystem (LOGIC). The
intended logic is input to logic, which generates the stimuli and ex-
pected performance data required by the EVAL and layout data for the
LAYOUT. LOGIC consists of pre-processor (NTRAN), a post-processor
(TPGITF), and a logic simulator (LOGSIM). The NTRAN accepts data in
cell net format and provides circuit model data for the Test Pattern
Generation (TPG) and LOGSIM. The TPG post-processor (TPGITF) automati-
cally supplies stimuli to the LOGSIM and The Field Effect Transistor
logic simulator (FETLOG). LOGSIM outputs the expected performance of
the intended design to the EVAL. EVAL also requires the mask geometries
as input to provide the performance data. The first program of EVAL is
the Mask Analysis Program (MAP), which looks at the geometric blocks on
all mask levels and determines where transistors, feed-throughs, con-
11
i
ductors, guard-bonds, etc., exist. The MAP program redescribes the
same mask pictures in terms of geometries tagged with their functions.
These tagged geometries, together with definition of the process rules
are checked for errors by MAP. MAP program also describes the circuitry
on the masks in nodal format. This nodal data, together with the func-
tionally tagged geometries are passed along to the Disjunct Analyzer
(DJANAL) program. The DJANAL groups transistor circuits into the dis-
junct circuits for use by the FETLOG simulator. The stimuli from LOGIC
is also input to the FETLOG. The performance evaluation flow is shown
in Figure 2 [12].
The details of the design process discussed in Chapter 1 are shown
in Figure 3 [2,13]. The DDL would help the designer to simulate his de-
sign and refine it at high level before entering his design into the
current system. The Logic Synthesizer (DDLSYN) would allow automatic
selection of the standard cells from the cell library and interconnect-
ion of these selected cells to realize the logic implied by the DDL
description.
2.3.1 The Standard Cell Library for CADAT System
The standard cell library is an open-ended collection of logic
circuits implemented with the Complementary Metal Oxide Semiconductor
(C-MOS) technology. All standard cells have been defined, designed,
topologically configured, analyzed, and then permanently stored for
future use on magnetic tape. The present library is quite extensive and
is designed to meet the present and anticipated C-MOS implementation
needs. It is also possible to define and design r.ew cells to meet
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1120 2 input NOR 4 5.8 A+B 1,1
1130 3 input NOR 6 7.7 7+1r_FC_ 1,1,1
1140 4 input NOR 8 9.6 A	 +D 1,1,1,1
1220 2 input NAND 1	 4 5.8 -A"- 2
1230 3 input NAND 6 7.7B C-- 3







1300 'Non-inverting 4 4.5 i	 A 1
Buffer
I I
1620 ;2 input AND )	 6 5.8 A*B 2
1630 13 input AND
^I 8 7.7 A*B*C 3
1640 ^4 input AND i	 10 9.6 A*B*C*D 4
1720 !2 input ORP '	 6 5.8 A+B	 I 1,1
1	 1730 '3 input OR i	 8 7.7 A+B+C 1,1,1
1740 ;4 input OR 10 9.6 A+B+C+D 1,1,1,1
1800 14x2 input AND + 16 ;	 17.2 AB+CD+EF+GH, 2,2,2,2
+ ;	 4 x NOR i
1860 2x2 input AND 12 13.7 AS+L+t'+CD 2,1,1,2
j	 4 input NOR
1870 2x2 input AND + 8 9.6 BCD" 2,2
2 input NOR
1890 3x2 input AND + 12 16.9 +	 E`F 2,2,2
i 3 input NOR
2310 2 input EX-OR 8 7.8 ACB -
1830 D-Flip-Flop 10 8.4 I	 — —
lb
A partial list of the standard cells available in the CADAT system
is given in Table 1. Each standard cell is defined by cell number as
in Column 1. One of these standard cells can be used in the logic de-
sign by calling the desired cell by the cell number. Column 2 of Table
1 gives the type information for a cell. The number of devices for each
cell and the cell width (as a measure of the silicon area needed) are
shown in Column 3 and 4 respectively. Column 5 defines function
realized by the cell. The last column shows the literals (LPP) in
each product term of the function realized by the cell. The LPP with
one product term (1,2,3,4) and those containing all 1's (11,111,1111)
are single gate realizations.	 The four cells 2222,2112,222 and 22
realize more complex functions than a gate equivalent [10].
2.4 SUMKARY
A potentially important application of HDLs is as the input to a
hardware compiler that automatically translates the high level language
description into a logic design. This is extremely useful, since
together with a register transfer level simulator, it would allow rapid
and accurate hardware design.
II
t
CHAPTER 3. DIGITAL DESIGN LANGUAGE
DDL was first introduced in 1961 by Duley and Dietmeyer [3,14]. A
Fortran based implementation was done at the University of Wisconsin
[15,16]. An Algol based version was implemented by Duley at Hewlett
Packard. A PASCAL version based on the Algol version was implemented
at Stanford University [5]. The translator (DDLTRN) and Simulator
(DDLSIM) are implemented in FORTRAN at NASA-MSFC [4]. The DDLTRN
translates a DDL description into a set of BEs and RTEs. The simulator
program enables the designer to verify his design at the register trans-
fer level. The output of the DDLTRN is an input to the simulator. The
simulator commands enable the designer to control the simulation and
input/output data during the simulation.
The language details will be described first. Brief discussion of
DDLTRN Data Structure and six phases of translation will be described
next, followed by an outline of the DDLSIM.
3.1 THE LANGUAGE [3,4,14]
DDL is a block oriented language. The blocks of a description
correspond to the subsystems, parts, etc. of the hardware system [15]
being described. For the language details of DDL refer to [3,4,14].
The syntax diagrams for DDL declarations are given in Appendix A. The
hierarchv of DDL description is shown in Figure 4. In DDL, the strue-
tural facilities (e.g. Register, Terminal, etc.) are explicitly declared.
The logical statements can be formed using the available primitive



















Figure 4: Hierarchy of DDL Description
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lhardware components for performing logical and arithmetic functions
such as adders, counters, etc.
One of the major characteristics of the DDL is its assumption that
the digital system is described as a finite state machine. Both data
handling and control facilities are found in an automaton. Each auto-
maton of a system is considered to be a finite state machine which
exerts control over data facilities. The timing mode of an automaton
may be synchronous or asynchrouous [14].
}	 If the flow of information to or from a facility is controlled
i	 entirely by a single automaton, then that facility is "Local" and con-
sidered to be a part of the controlling automaton. If. two or more
t	
automata exert control over a facility, it is a "Global" facility [14].
t	
All communications between automata will take place via global facili-
ties as shown in Figure 5.
3.2 DDL TRANSLATOR (DDLTRN) [4,15]
SThe DDLTRN converts the DDL description of the digital system into
a Facility table, a set of BE and a set of Conditioned RTE. The facility
table is simply a list of the facilities (Registers, Memories, Terminals,
i	 Clocks, etc.) and their parameters implied by the DDL description. The
logic implied by the DDL description is completely described by the BEs
and RTES generated '.,,, the translator. The BEs generated by the trans-
lator are in the Suui of Products (SOP) form. The BEs in the DDL de-
scription that were not in the SOP form are throughout unchanged by the
I
	 translator, Data Structures and the Translation Algorithm are described
in this section.
3.2.1 Data Structures [15]





























;.	 card format. As these cards are read, blanks are ignored, and operator
symbols are encoded as negative integers. The information provided by
declaration statements (e.g. RE, TE, etc.) are accumulated in a facility
table. The statements with connection and transfer operators and en-
closing DDL syntax are placed in a single linked list. The main data
 structure consists of a facility table and linked list.
The current dimension of the facility table is 300 [10].A combina-
tion of primary and secondary facilities can not be greater than 200 in
a description. The columns of the F (Facility) table hold varying in-
formation as translation proceeds. The contents of the table are out-
lined below [15] (Note: F(I,J)-- I th row, Jth column of the F table):
F(I,1),F(I,2)--Facility name in 2A4 format.
F(I,3)--Left subscript of RE, TE, DE, etc.
Number of words of memory.
For state entries, pointer to the binary string facility
that expresses state assignment.
Third word in A4 format in binary string facilities.
F(I,4)--Ri-Yht subscript for registers, terminals, etc.
Number of bits per word of memories.
Magnitude of binary strings.
i
F(1,5)--Total dimension of registers, terminals, etc.. The sign
determines whether subscript ascends to the left or right.
Number of bits per word of memories.
Length of binary string.
F(1,6)--Negative entries indicate facility type.
Positive entries are pointers to primary facilities.
F(1,7)--Pointer to the innermost enclosing facility.
F(I,8)--Starting point of facility operation statement.
F(1,9)--End point of condition on operation statement.
F(1,10)-End point of operation statement.
Linked List (LL) of DDLTRN program is an array of dimension 2000.
LL stores operation statements of a description. Unused LL cells are
t
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linked in an available pool. Cells are taken from the top of the avail-
able pool to expand the main list. The deleted cells from the main list
are linked back at the end of the available pool. Cells of the main list
may contain [15]:
(1) A character in Character format.
(2) A subscript (integer biased by 201)
(3) A pointer to the F table (integer in the range 1 to 200),
or
i (4) An encoded operator or punctuation (negative integer).
Several minor data structures are also used in DDLTRN. Input-
output routines make use of a 135 word array. A push down stack de-
termines the r3sting of declarations. Name entries in the F table are
located using 129 word hash array during the early phase of processing.
Later this array is used as a general work array [15].
3.2.2 Translation Algorithm [4,15]
DDLTRN program was developed by breaking the translation process
into six major subroutines. Each subroutine is referred here as a
"Phase." Each phase consists of several minor subroutines. A signifi-
cant amount of computing time is not consumed for any phase to make a
scan, major or minor, of the LL. In addition, a LL or a portion of it
is printed by a number of subroutines. These subroutines may be request-
ed to list LL after each or any phase with a suitable Flag declaration
whose details are shown in Table 2.
Phase 1
Phase 1 begins with reading a DDL description in a card (80A1)
format. During this phase:
(1)	 the DDL description is transferred from a card image into
23
Table 2 - Flag Integers [4]
Flag Significance Default
1 Print Source Card Images Set
2 Print Declared Facilities and Operations
3 Print DDL string after Pass 2 Reset
4 If	 n	 to	 of	 is	 3 it
5 It	 It	 to	 of	 4 it
6 of	 to	 it	 it	 5 it
7 "	 of 	 "	 it Set
8 Print F Table after Last Pass Reset
9 Print Encoded string after Last Pass to
10 Execute through Pass 2 only It
11 It	 it	 it	 3 of
12 It	 it	 or	 4	 „ of
13 it	 it	 of 	 5	 n n
14 it 	 to
	 " Set
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the facility table and LL.	 All blanks are ignored.
l
.	
(2) Punctuation and operator symbols are assigned a negative
t
integer by tablr look-up according to Table 3.
(3) <TI>, <RE>, <ME>, <LA>, <M, <DE> declarations type en-
tries are removed from the DDL description.
(4) Declared primary facilities are entered in the facility
table.
(5) Secondary names are also tabulated, but their entries are
linked together to the primary name via positive entries
{
in the sixth column.
(6) Identical primary names defined in the nested or parallel
r
blocks are made unique by appending a double quote (") and
4




(7) COmment declaration and in line comments are also deleted.
(8) For <SY>, <AU>, <OP>, the name of the facility is entered in-
to the facility table.	 The facility is pushed onto the
4 stack.
i	 (9) <BO", type is pushed onto the stack.
f
Names are tabulated in this phase by packing letters and digits
into 2A4 format until punctuation or operator symbol is encountered.
The subscript is converted from ASCII character codes to binary, and the
total dimension and direction of ascendancy is determined. 	 Note that
names in Declared Operations have not yet been examined. 	 (e.g., In the





Table 3 - Codes for Punctuation and Operators [4]
Characterl Code Semantics Character Code Semantics
' -20 $ -40 Extension
-21 [ -41 Concatenation
-22 -42 NOT
-23 ` -43 Selection
-24 If ;	 */ -44 AND reduction
-45 NAND reduction
! -26 If (value) i	 "+/
i!	 -46 i NOR reduction
u -27 value "@/ I	 -47 XNOR reduction
$ -28 <OP>argument @/ -48 XOR reduction
(
-2: +/ -49 OR reduction
-30 * -50 AND
< -31 °* -51 NAND
- I -3" "+ -52 NOR
It
-34 not used @ -54 XOR
I





	 -37 not used _ -60 Connection
i -38 not used <- -61 Transfer
_ -39
I




Syntax reduction begins in this phase.
	 While making-the pass
over the system description in LL:
(1) All secondary names appearing on the right of an equal
sign in declarations (such as TErminal, REgister, etc.)
are replaced with their primary equivalents.
(2) All identifiers are replaced with the string they identify.
(3) All names and binary strings (constants) are encoded
`
I (replaced with pointers to their facility table entries).
(4) Subscript punctuation are deleted and subscript are re-
placed with identifiable biased integers.
i	 (5) The syntax of <OP>, <BO>, and <ST> declaration are removed.
(6) Boolean equations are moved to the head part of their
enclosing <SY> and <AU> declarations.
(7) STate statement syntax is replaced with IF - THEN syntax.
(8) Compound BOolean expressions serving as conditions on
operations are replaced with terminals of unit dimension.
(9) Operator calls with arguments are transferred to the con-
nection statement.
Note that names in operation statements are packed from Al to 2A4
format and subscripts are converted to binary.
Phase 3
A single pass is made over the linked list which is now fully en-
coded and free of all declaration types except SY and AU. 	 During this
pass:
(1)	 IF - THEN and IF - VALUE conditions are combined and dis-
tributed over the members of the set so that each operation
27
1.	 appears as the body of a simple IF - THBN clause.
(2) GU TO operations are converted to conditional transfers
of a constant ( the state assignment) to the state se-
quencing register ( the enclosing automaton).
(3) If the LL scan reveals on <AU> code, the name of the auto-
maton is examined. If the global condition is <TI> facil-
ity, that facility is used as the clock variable. If the
global condition is a Boolean expression, that expression
i
#	 is formed into a Boolean equation and created terminal is
used as clock. (e.g. <AU><AU1:A(1)*A(2):, terminal "1
is created and used as clock where, "l=A(1)*A(2).)
Clocking condition is distributed on all register transfer
f
and memory operations within the Automaton declaration.
At the end of phase 3 system description consists of BEs and con-
!	
ditioned register transfer operations.
{	 Phase 4
Again LL is scanned. The starting point of an operation statement
i
f is retained as the statement is scanned in a search for concatenation
operators. If no concatenation operator is found, the next operation
statement is examined. If the statement includes a concatenation, the
scan pointer is set back to the beginning of the statement. Then a
second scan is made. All concatenation operators are eliminated by
breaking operations into operations on subfacilities formed by parti-
tionin^; operand facilities according to the dimensions of the concate-
nation operands. Concatenated operands of reduction operators are not




It is very useful for two or more connection or transfer state-
s_
ments with identical information sink operands to appear in a descrip-
tion. To obtain the total logic of that sink facility, such portion
of the descriptions must be gathered into one connection transfer state-
ment. During phase 5 all connection and transfer operations with the
same data sink (left operand) are gathered ±.nto one compound operation.
Phase 6
Facilities with subfacilities serving as data sinks of connection
y	 and transfer operations are broken into disjoint subfacilities and a
right hand side of a connection or transfer operation is formed for
each new subfacility. Phase 6 provides the Boolean equations and Regis-
'	 ter transfer statements from which the system may be synthesized.
IExample outputs of each of these phases is piovided in Chapter VI
and also in [4].
3.3 THE SIMULATOR (DDLSIM) [4,16]
DDLSIM is a program for simulating the digital system described in
DDL. The simulator has a simple, powerful and completely free-format
command language. This language provides the user with complete control
over the simulation process. DDL system description modification(s) are
not required during the simulation process. DDLSIM does a through error
checking of described systems, simulation control statements and the
simulation process itself. Self explanatory messages that pin-point
errors are issued.
Digital systems to be simulated are first described in DDL. This
description is translated by DDLTRN. The BE, RTE and the facility







DDLSIM. The description is pre-processed by the simulator to establish
data structures and tables that permit more efficient and controlled
simulation. The information for controlling simulation is provided by
using simulator command language. The DDLSIM command language consists
of twelve different types of declarations for supplying parameters, in-
put data, options and other control information necessary for simula-
tion. The language is largely free of format restrictions. Card im-
ages are scanned in turn from left to right. Any declarations may
start at any point and end at other points in the card deck. A declara-
tion can be continued on as many cards as necessary. More than one
declaration can be supplied on the same card. At the start of a new
declaration, the previous declaration is ended automatically. An 'End
Of File' statement terminates the simulation. In general, the order of
the declaration is not important. More than one declaration of the same
type can be used.
Statements of the simulation deck are sequentially processed by
the simulator. Each simulator declaration has the general syntax [16]:
<Declaration-id> Body.
Only the first two characters of the Declaration-id are examined by
the simulator. All declarations, except the Simulate have a Body
foliowin, the heading. The syntax diagrams of the twelve different
types of declarations are given in Appendix B. For the details of the
simulator command language refer to [4,16].
3.4 SUT AMRy
The output of DDLTRN can be used for the hardware implementation of
the system. The HSA is described in Chapter 4. Designer simulates de-













CHAPTER 4. THE LOGIC SYNTHESIS ALGORITHM
The output of DDLTRN consists of BEs corresponding to the combina-
tional logic and RTEs corresponding to the sequential logic of the di-
gital system described in DDL. An algorithm designed to synthesize
this system using the CADAT system standard cells is described in this
chapter. The algorithm requires that the BEs be in the SOP form.
Hence, the BE output of DDLTRN is converted into the SOP form. The
RTEs are synthesized in two parts: one corresponding to the CONDITION
and the other corresponding to the TRANSFER. This chapter describes
the combinational synthesis algorithm first. Next sequential logic
synthesis is discussed, followed by the overall synthesis algorithm.
4.1 COMBINATIONAL LOGIC SYNTHESIS ALGORITHM [1]
The combinational logic synthesis algorithm is described below.
Let the number of digits in the literal/product pattern (LPP) be n, and
K  is the ith digit of the LPP.
(1) Scan the Boolean function to be implemented and count the
number of literals in each product term to derive the di-
gits of the LPP. Reduce each product term with more than
1 literals into a term with 1 literal (i.e. for Ki = 3 or
4, implement using AND cell with proper number of inputs;
If Ki> 4. implement using more than one AND gate.). Gen-
erate LPP for the function from the above derived (and re-
duced) digits.







digits. (e.g. 2121 is arranged as 2211).
(3)	 For n > 4, LPP is split into several 4 -digit units (last
i
unit can have less than 4 digits). Each unit is imple-
mented independently, thus reducing the unit to a 1 in the
original LPP. To implement the unit with n digits (n 1 4),
i
it is compared with all the n digit standard cell LPPs.
The unit is implemented using the standard cell whose LPP
has minimum number of mismatches according to the following
rules:
(a) If the unit is that of a pure SUM term (i.e.,
ki
 = 1 for all i = 1 to n, n 1 4); implement using
OR cell with proper number of inputs. Implement
above unit as NOR cell instead of OR cell for the
LPP in which K  = 2 for any i = 1 to n, n > 4.
(For example, in the LPP = 22221111 unit 1111 is
implemented using 4 input NOR gate).
(b) If in the unit, Ki
 = 2 for any i = 1 to n, n ^ 4,
the mismatched digit is incremented by 1 to create
the standard cell LPP.
Example: 2221 is implemented as 2222.
2111 is implemented as 2211.
221 is implemented as 222.
211 is implemented as 222.
21 is implemented as 22.
t4)	 Final implementation requires different actions for the
different LPPs, as summarized in Table 4.
(a)	 The output must be inverted for the LPP in which
Ki =2 for any i=1 ton, n: 4.
Ki=i, for all i-1 to n,
c1! 4 .
Ki=1, for all i=1 to n,
%>4.
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Table 4 - Final Implementation
n - Number of digits in LPP























k i>2, for n=1 /_.^
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(b) The synthesis is complete for the LPP in which
Ki-1 for all i-1 ton, nf^, 4.
(c) The stored outputs during step 3 (stored after im-
plementation of every 4-digit unit in which ki - 1
for all i - 1 to n, n>4)  are implemented using
OR cells with the proper number of inputs.
i	 (d) The stored outputs during step 3 (stored after
1
implementation of every 4 -digit unit in which
Ki = 2 for any i - 1 to n, n ;P 4) are implemented
using NAND calls with the proper number of inputs.
For a-.,16, only one NAND cell is required, as
shown in Table 4).
	
Output of NAND cells are im-
plemented using OR cells with proper number of
i
:.nputs .
(e) If LPP is that of a PRODUCT term (Ki z 2, n	 1),
implement using AND ga:;es (single oi nultiple
stages).
Note that the above algorithm dces not minimize the Boolean func-




Step 1	 1 2	 3	 3
	
1 2	 1	 1
Step 2	 2 1	 1	 1
	
Step 3-b 2 2	 1	 1
Step 4-a Output of 2211 must be inverted.
The above example can be implemented with 1360, two 1630'x, and
one 1310 cells. The cost is (30 devices, 33 mils) and can be implemen-










Figure 6: Implementation for X=A+B*D+M*N*P+Q*R*S












Figure 7: Implementation for Y=A*B+C*D+E*F+G+H+I+J
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Y=A*B+C*D+E*F+G+S+I+J,
Step 1	 2 2 2 1 1 1 1
Step 2	 2 2 2 1 1 1 1 (no action necessary)
^.	 Step 3	 2	 2	 2 2 1 1 1
Step 4-d	 Output of 2222 and 111 are input to 2-input NAND.
The above example can be implemented with one 1800, one 1130, and
r
one 1220 cells. The cost is (26 devices, 30.7 mils) and can be imple-
mented as shown in Figure 7.
(	 4.1.1 Equation involving Reduction and Selection
Terms involving AND-reduction and selection are identified as "de-
coders" and are replaced with appropriate logic products. The follow-
ing steps are performed to reduce them to SOP form, which can be synthe-
sized using the above combinational logic synthesis algorithm:
(1) Syntt:size the selection operator by complementing the
bits of its left operand if a zero appears in the corre-
ponding position of the right operand.
(2) Provide the operator defined in the reduction operator be-
tween each bit of the selected left operand.




Terms involving only Reduction Operators are also reduced to the
SOP form by the above process, except that the selection is not involved.
4.1.2 Constants
i	 Constants do not denote physical entities, but they do affect the
r	 treatment of the equations in which they appear. During synthesis con-
s
stants drop out of the design. Table 5 shows the action taken to remove




















0 * Removed Removed Removed
1 * Ranoved Removed None
0 + Removed Removed None
1 + None Removed Removed
0 @ Removed Removed None










A-B*C+D*lD1 correspond to A-B*C+D.
A-B*C+D*OD1 correspond to A-B*C.
A-B*C+D@OD1 correspond to A-B*C+D.
A-B*C+D@1D1 correspond to A-B*C+"D.
A-B*C+0D1 correspond to A-B*C.
A-B*C+lD1 correspond to A-1.
	
'	 A, B, C, D in the above examples are each 1 bit long.
Example: A-B*C+D*1D2 (A, B, C, D are each two bits)





An EX-OR cell is available in the standard cell library. EX-OR
is synthesized using this cell as shown in Figure 8 for the examples
X=A@B and Y=A@B@C@D.
	
^-	 4.1.4 Equations with Parenthesis
If a portion of the BE is in the parenthesis, that portion is
synthesized first as in Combinational Synthesis Algorithm. The rest of
the equation is synthesized next. For nested parenthesis, innermost
parenthesis is synthesized first.
4.2 SEQUENTIAL LOGIC SYNTHESIS ALGORITHM
DDL generates RTE corresponding to sequential logic. Each RTE is
of the form: ]CONDITION] TRANSFER.
The "CONDITION" and "TRANSFER" portions in turn are BEs. Each of
T
these portions are separately synthesized by using the above algorithm.
The "CONDITION" portion provides the clock input; the right hand side of
the "TRANSFER" provides the source and the left hand side of the "TRANS-
FER" provides the destination register. A clocked D flip-flop is as-
sumed for each bit of all the registers.












































Memory references in the DDL description is of the form M(MAR),
where MAR is the same register (assumed to contain the address) in all
references to the memory M. The memory references will generate either
a Memory Read or a Memory Write signal. The memory reference on the
right hand side of the RTE designates a Memory Read, while the memory
reference on the left side of the equation designates a Memory Write.
The memory model assumed for the synthesis is shown in Figure 10.
Example: ]A*P+B*P]M(MAR)<-:k*MBUS+B*MBUS. MAR is memory address
register. MBUS is the terminal through which Memory Read and Memory
Write are performed. The dimension of MAR is a function of the number
of words in the memory, and MBUS must have the same number of bits as
the memory word. A and B are single bit facilities. The hardware im-
plementation is shown in Figure 11.
4.3 OVERALL SYNTHESIS ALGORITHM
The synthesis algorithm follows the following sequence of actions:
(1) Memory references from Memory Equations are reduced to
Memory READ and WRITE signals.
(2) RTEs are broken into two BEs corresponding to "CONDITION"
and "TRANSFER" portions.
(3) Equations with Selection and Reduction operators are reduced
to SOP form.
(4) EX-OR operators, constants and parenthesis from the equa-
tions are eliminated.





































An algorithm for selecting standard cells for implementing combina-
tional and sequential logic is presented. The algorithm is suitable for
implementation as a computer program. The algorithm is general enough
to be useful in any LSI design environment. Logic minimization as-
pects are not considered, although simplifications are done . when con-
stants are involved. The equations from DDLTRN output are implemented








CHAPTER 5. IMPLDIENTATION DETAILS
The HSA described iii Chapter 4 is implemented as a FORTRAN pro-
gram on SEL-32 computer system of NASA-MSFC Electronics and Controls
Laboratory. This chapter provides the implementation details. The
data structures used in the program are discussed followed by the de-
tails of each of the support programs (subroutines). The program flow-
charts are included in Appendix C.
5.1 DATA STRUCTURES
t	 A new subroutine (DLSYN) added to DDLTRN formulates 3-disk resident
data files to provide the input required by DDLSYN. The F table is
1	 transferred as it is, as the first data file (DATAI). The other two
data files (DATA2 and DATA3) are created from LL of DDLTRN. LL is split
1
into DATA2 and DATA3 to separate the mixed formats for subscripts, con-
stants, pointers to facility table and encoded operator sNrmbols (nega-
tive integer). Also, DATA2 and DATA3 arrange the BEs and RTEs in a
sequence, so that no LL pointer information is required to access these
equations. DATAZ file contains the following information for each equa-
1
boil:	 ,
(1)	 Identifier and operator symbols in the character (A4) for-
mat,
(')	 Subscripts as blanks, and
(3)	 Constants in the character (A4) format.
DATA3 file contains the following; information for each equation:
(1)	 Pointer to facility table entry for each identifier and
44
constant,




(3) Subscripts biased by 201.
The use of arrays and variables used in the program are described
I
	 in Table 6 and Table 7 respectively. The arrays QU2 and QU3 constitute
the Identifier Table. QU2 contains identifier name in the character
(2A4) format and QU3 contains subscript fur that identifier in the in-
teger format. Each identifier appearing in the equation is defined in
M	 the identifier table. The identifier is replaced in the equation by a
pointer pointing to the identifier table entry as shown in Figure 12.
There will be one net for each identifier defined in the identifier
table. Net contains connectivity information for that identifier (see
Figure 13). The generated net file of which each record corresponds to
a net (which later can be used as input to the Placement and Routing
2-Dimensional (PR2D) program of the CADAT system) is maintained through-
out the synthesis process on the disk to minimize the core usage. The
Net is accessed randomly by using the identifier pointer as the record
number. The record format for each identifier is shown in Table 8.
The first word of the record is the identifier pointer pointing to the
corresponding net in the identifier table. The second word of the re-
cord gives the number of entries already made. Each entry is made up of
cell number and pin number information. Only 10 entries are allowed per
record. A driving buffer is provided in the net if it has more than 9
entries. The tenth entry is defined as the input to the driving buffer.
t
Output of the driving buffer is defined as a new identifier in the
t
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' TABLE 6 - LIST OF ARRAYS
1'ACL	 - Facility table as described in 3.2.1.
L_L	 IRE Current equation being synthesized in character format.
IDU2	 - Current equation being synthesized:
(a)	 A pointer to the facility table for the identifier
(b)	 An encoded operator or punctuation (negative integer)
(c)	 A subscript (integer biased by 201).
ILRL	 - Contains each digit of the LPP for the equation being
I synthesized.
STK	 - Stack contains operands in the equation.
NEXT	 - Inputs to the selected standard cell are stored here.
QU2	 - This array has identifier in the character format.
`U3	 - This array has subscript information for the identifier in
QU2 (integer format).
UATPE Selected standard cell during synthesis are stored here._
SYOU The output identifier of selected standard cells after every
4 digits for the unit's of SOP expression.
MSTR Used for temporary storing equation when equation in
f parenthesis being synthesized.
ICH	 - Current equation being synthesized:
(a)	 A pointer to the identifier in integer format
(b)	 Operator symbols in character format
_. (c)	 Constants as negative integer.
PCONE	 - Common inputs found during synthesis are stored here.
SCEL	 - Selected standard cells for the first equation of the multibit
equation are stored here.
JLRL1	 - Number of digits in the LPP of the standard cell.




Cell number (as in column 1 of Table 1) for the standard cell
in JLRL1.
J:LVECH - Number of matches for the LPP with the standard cell LPP and
:. standard cell number are shred here.
;LATCH
	 -
Each digit of the LPP for the unit for which standard cell is
( Lo be selected are stored here.
t
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TABLE 7 - LIST OF VARIABLES
TOP	 - Stack poirter.
IZ	 - Number of digits in LPP being synthesized.
FL	 - Set when equation in parenthesis being synthesized.
NLP	 - Number of left parenthesis in the equation.
NRP - Number of right parenthesis in the equation.
COUNT - Number of product terms in the digit of LPP.
LRAL - LPP for the equation.
ID	 - Number of records allocated In Net table.
IC	 - Size of the equation being synthesized.
NEXOR - Number of EX-OR symbols in the equation.
ICEL - Number of cells stored in SCEL array.
CELL - Number of cells selected for the design.
NCEL - Number of cells selected for the current equation.
POC	 - Number of entries in the PCONE.
IPNTR - Pointer pointing to the equation which will be synthesized
next.
NEQ	 - Reset when no more equation to be synthesized.
ADD	 - Number of equations in the multibit equation.
INPIN - Input pin number of standard cell.
OUPIN - Output pin number of standard cell.
ILZ	 - Number of digits in standard cell LPP required to select
standard cell.
FBIT - First bit of the multibit equation.
LBIT - Last bit of the multibit equation.
NBIT - Number of bits of the equation.
ANDEC - Number of AND reduction symbols in the equation.
ORDEC - Number of OR reduction symbols in the equation.
SELL - Number of selection symbols in the equation.
FL2	 - Set, if any digit of LPP is 2.
FLAB - Set, if LPP is greater than 4.
FLPE - Set, if equation in parenthesis needed to be inverted.
FRONT - Number of entries in SYOU array.
RTE	 - RTE-2, when condition part of RTE equation is synthesized.
RTE=1, when transfer part of RTE equation being synthesized.
RTE-0, when equation being synthesized is not RTE.
FLEX - EX-OR is selected when set.
IRFF - D-flip-flop is selected if set.
CLK	 - Clock input to the flip-flop.
MEMO - Set, when memory read equation being synthesized.
NDIG - Maximum number of digits in the standard cell LPP.
(NDIG is 4 for current version.)
NBUFR - Driving buffer is to be provided after number of entries,







2	 A(1)	 X - A*B
3	 B(1)	 1 - 2*3
t	 t t
Pointer
Figure 12: Identifier Table Representation
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( Net	 Cell	 Pin	 Cell	 Pin
1	 1	 2
2	 1	 3	 2	 2
3	 2	 4
4	 2	 3	 4	 2
i	 -3'	 3
Same as	 6	 3	 4
Identifier	 7	 4	 3	 I
pointer
	 8	 4	 4
I
Figure 13: Synthesis Output
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identifier table.
	 The first entry in the net of the new identifier is
defined as the output of the driving buffer.
	 In the original net
(record) the first word is replaced by a pointer pointing to the newly a
defined identifier in the identifier table.
	 If the first word of a
record does not match the record number, it is a pointer to the record
in which the net list continues, as in Figure 14 (new entries for :let A
are made in the record number 15).
The cell table contains the standard cell number (column 1 of
Table 1) from the library.	 In the net, cell number is defined by the
pointer pointing to the cell table (GATPE array) where standard cell
number is stored.	 Figure 13 shows implementation and corresponding en-
tries in the cell table for selected cells.
5.2	 SUPPORT PROGRAMS
r:ach equation in the DDLTRN output during phase 6 is synthesized
separately.	 The structure of the program is `shown in Figure 15. 	 In
this sectiun, details of each subprogram are given: 1
Subroutine IREAD
This subroutine provides input to the synthesis program. 	 One equa-
tion from DATA2 is read into IRE array. 	 Corresporid^'ng information for
the equation is read into IDU2 array from DATA3.	 This subroutine is
called again at the end of the synthesis of an equation-to read a new
equation.	 Flag NEQ is reset when no more equations are left to be syn-
tiiesized for the system.
Subroutine SELECT
This subroutine implements decoder type of equations in the IRE
array.	 (Many selection Lypes of equations make a decoder. 	 Each selec-















































































format.constant with selection operator is in the character 	 It must
be first converted to the integer format.
	
Next, inverters are provided
` for those bitositions of selection operator ' s left operand in whichP	 P	 P
0's are found in the right operand (constant) [ 19,21].	 The operator
symbols defined by the reduction operator is provided for each bit
I
;. position cf the operand by calling SIGN subroutine.
	
At the end of the
- subroutine, the ICH array contains the equation in SOP form for the
selection type of equation in IRE array.
Subroutine SELECI
This subroutine expands the multibit identifier in reduction and
selection type equations in IRE array into ICH array. 	 Each bit of the
multibit identifier is defined in the identifier table. 	 If subscript
range is not defined with the multibit identifier, this subr-,uti.ne uses
the correspondirtq facility table entry to define the subscript range.
ICH array will have multibit identifier expanded for each bit in a
pointer list form by the pointers where each bit is designated by a
pointer to the bit in the identifier table.
Subroutine REDUCT
This subroutine implements reduction type of equations in the IRE
array.	 It calls SELECI
	
for multibit operands. 	 Then operator symbol
" defined in the reduction operator is provided for each bit position of
the operand by calling the SIGN subroutine. 	 At the end of this sub-
' routine, ICH array will contain the equation in SOP form.
Subroutine SEARCH
F•
This subroutine is called everytime an identifier is found during
r
the synthesis.	 It enters the identifier into the identifier table,




^,	 intel;er pointer pointing to the corresponding entry in the identifier
table, to the calling routine.
Subroutine SIGN
This subroutine provides AND, OR and EX- ,OR operator symbols be-
tween two operands defined by the reduction operator (*/,+/,@/). For
example,
i	 */A = A(1) A(2) A(3) (equation after SELECI)
*/A = A(1)*A( 2)*A(3) (equation after SIGN)
i	 where. A is defined to be 3 bits long.
y	 Subroutine CENIRE
This subroutine provides subscript range in IDU2 array (subscripts
biosed by 201), and corresponding blanks in the IRE array, for the
i
multibit equations defined without subscript range. The subscript
range for multibit identifier is found from the facility table. During
7	
synthesis for the blanks in the IRE array, the subscript range is ob-
tained from the IDU2 array.
Subroutine FOP ^ UT)i
This subroutine pops the stack KOUT number of times.
Subroutine SCI.
This subroutine finds the best match for LPP by counting the number
of ^iat`hcs for cacti standard cell LPP. The best matched standard cell
is selected for implementation. ILZ gives the number of digits in the
LPP. Only the ILZ digit standard cell LPPs are compared. The above
procedure is not used to select D-flip-flop or EX-OR. The calling sub-
routine sets 1H.FF to select D Flip-flop, and FLEX to select EX-OR. The





This subroutine implements EX-0R gate with two operands. If com-
plement symbol precedes to the left or right operand of EX-OR equation,
f first inverter and next EX-OR gate is implemented. For example, in the
equation "A U+ B, A +Q "B, inverters for A and B are implemented first.
If one operand is a constant, then EX-OR gate is not implemented. An-
other operand is complemented or not complemented for constant equal to
11111
	
"0" respectively [21). For example, A@O - A and AQ1 - "A.
Subroutine MEMR
This subroutine eliminates memory references on the right of the
connection or transfer operator. ICH array will have memory read equa-
tion at the end of the subroutine.
Subroutine MEMW
i
This subroutine eliminates all multibit references in the memory
write equation to the right of the connection or transfer operator.
IRE array has this new equation without any multibit memory references.
Subroutine CRICH
ThiF subroutine derives ICH array from the array IRE and IDU2.
?	 Each identifier is defined by integer pointer pointing to the identifier
table. The constants are identified as negative integers to differen-
t tiate between constants and integer pointers. Operator symbols are
4	 passed as they are. During this subroutine, the number of left and




being synthesized. For a multibit equation the number of times the








This subroutine scans the equation (BE) to be implemented and
counts the number of literals in each product term for the function.
^.	 For example, equation Z = A+B*D+M*N+P*Q, LPP is defined as 1222. It
pushes the identifier pointers corresponding to the identifiers in the
product term corresponding to each digit of the LPP into the stack as
it generates the LPP. Any digit of LPP greater than 2 is reduced to
less than or equal to 2 by providing an AND gate. For example,
Z = A+B*D*M*N*P*Q is reduced to
Z = A + OU2 as shown in Figure 16.
If parenthesis exist in the equation, then the LPP for the equa-
tion in the innermost parenthesis is generated first. For example in:
Z = A+'(B*D+M*N). The LPP 22 corresponding to the equation within the
parenthesis is generated first. Constants with AND or OR operators are
eliminated in this subroutine as described in section 4.1.2.
Subroutine SYNIN 1
This subroutine derives LPP for the Boolean function in ICH array
by calling SYNIN. If LPP has greater than NDIG digits, then LPP is
t
split into several NDIG units (NDIG = 4 in the current version). Each
unit is implemented independently by calling SCL subroutine, thus re-
ducing the unit to the single digit 1 in the original LPP. The output
of each unit is stored in SYOU array for final implementation. For
the Boolean function with the parenthesis, LPP for the function in the
innermost parenthesis is derived by calling SYNIN, and then implemented.
The equation in the parenthesis is replaced by the required standard
cells. This process is repeated till no parenthesis are left in an


















implemented using standard cell 1870. Next " (B*D+M*N) is replaced by
output (OUl) of the 1870. Now the equation is reduced to Z - A + OU1.
Next LPP it corresponding to this equation is implemented using the
standard cell 1720 (OR gate). Standard cell is selected by calling
SCL subroutine. For the multibit equation, first the equation is
implemented as above. All the cells selected during implementation
of the first bit are stored in the SCEL array. The synthesis of the
subsequent bits in the multibit equation uses these stored standard
cells in SCEL array without repeating the SCL subroutine.
Subroutine SYOUT
This subroutine expands the function LPP to match the number of
inputs needed for the selected standard cells for the LPP. For exam-
ple, ?. = B*D+M*N+P*Q+A has the LPP 2221. The best match for this
function is standard cell LPP 2222 (standard cell number 1800) as
found in SCL subroutine. Each digit of the LPP and the standard cell
LPP are compared. The digits of the LPP defines the number of times
stack is to be popped out. If the digit of the LPP and standard cell
LPP are not the same, the popped out identifier pointer is duplicated
as input to the standard cell. The last digit of LPP 2221 does not
match with the standard cell LPP 2222. The product term (identifier
pointer for A) corresponding to the last digit of LPP must be duplica-
ted in the original function. The input to the standard cell must be:
A,A,Q,P,N,M,D,B.
Subroutine ARNG
This subroutine arranges LPP defined by SYNIN subroutine into an
accenting order. It also rearranges the stack accord. n^!; to the ordered
LPP.
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' 	 Subroutine NET
This subroutine formulates the Net for each input to the standard
cell by storing input pin number and cell number in each entry of the
record for that Net. Cell number is the pointer pointing to the stan-
dard cell in the cell table. The Record corresponding to the identifier
is accessed randomly from the disk by the record number as discussed in
Section 5.1. The Record number is the pointer pointing to the identi-
fier in the identifier table. For example, Z = A+B requires 1720 (OR
gate) as standard cell, as shown in Figure 17. In the Net of identifier
A, cell number 1 and input pin number 2 are stored as one entry. In the
!	 Net of identifier B, cell number 1 and input pin number 3 are stored as
one entry. This subroutine also provides a driving buffer if there are
i
more than 10 entries for the Net as described in Section 5.1.
Subroutine NETOU
This subroutine formulates the Net for the output signal of the
+	 selected standard cell by storing the output pin number and cell number.
The Record corresponding to the identifier is accessed randomly from the
i
disk by the record number. For the above example, in the net of output
r	 identifier Z, cell number 1 and outpin number 4 are stored. This sub-
routine also provides the driving buffers for the Net as described in
Section 5.1.
Subroutine PRCONE
If the equation reduces to X =A,identifier X is the same as A. So




the synthesis process, this is not done till the complete synthesis is
over, but X and A are stored in the array PCONE. At the end of the
r
	 synthesis, the Nets for X and A are accessed randomly. All entries of
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Net table is disk-resident. To print out
record of the Net table is accessed randomly.
tries and an entry is made up of a cell number
discussed in Section 5.1). The subroutine OUN
table at the end of the synthesis.
Subroutine CONEC
the Net table, each
Each record has 10 en-
and a pin number (as







This subroutine provides the final implementation for LPP as shown
in Table 9. FL2 is set when K i
 = 2 for any i = 1 to n. FLPE is set
when it is required to invert LPP in the parenthesis. FLAB is set when
n>4. The 3 flags FL2, FLAB, and FLPE give eight possibilities.
(1) when all flags are 0, no action is necessary.
(2) when FL2 and FLAB are 0 and FLPE is 1, no action is neces-
sary, but during standard cell selection NOR cell is selected instead
of OR cell.
(3) when FLAB is 1 and FL2 and FLPE are 0, the stored output of
cacti unit in the SYOU array are implemented using OR cell with the
proper number inputs. If n>16, then more than one OR cells are re-
quires as discussed in Section 4.1.
(4) when FLAB and FLPE are 1 and FL2 is 0, the stored output of
oach unit in the SYOU array is implemented using NOR cell with proper
nuraber of inputs. If n>16, then the first output of units in SYOU
array are implemented usin;; OF cell with the proper number of inputs.
The output of these OR cells is stored back into SYOU array. This
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Then NUR cells with the proper number of inputs is provided.
(5) When FL2 is 1 and FLAB and FLPE are 0, the output of the
t.
selected standard cell must be inverted.
Z
(6) When FL2 and FLPE are 1, and FLAB is 0, no action is neces-
sary.
(7) When FL2 and FLAB are 1 and FLPE is C, the NOR cells are
I
selected instead of the OR cell during the standard cell selection to
implement. units. The stored output of each unit in the SYOU array is
implemented using NAND. If n>16, then more than one NAND cells are re-
quired. The output of NAND cells are implemented using OR cell.
(8) When all flags are 1, the NOR cells are selected instead
of the OR cells during the standard cell selection to implement units.
The output of each unit of the SYUU array is implemented using AND
}	 cells. If n'16, then implement them using NAND cells. Store the ou.-
put of each NAND cell in SYOU array. Now It reduces to case 4 dis-
cussed above.
Lf the equation is an RTE, then the output of condition part _s
used as the clock input to the D-flip-flop (standard cell. 1830).
5.3  SUMNURY
The implementation details of the synthesis algorithm were pro-
vidcd in this chapter. The output of the DDLSYN is of the format re-




This chapter provides five examples of digital circuit design
using DDL description. The examples range from small synchronous
circuits to a simple, but complete minicomputer.
6.1 SEQUENTIAL CIRCUIT
Figure 18 shows a sequential circuit along with the DD:. descrip-
tion, DDLTRN output, simulation commands, simulation outpe , synthesis
output, and the circuit using the synthesis output. The X(1:5) and S
are inputs to the circuit, M(2:5) ere the outputs of the circuit. When
clock P is present X(2:5) are transferred to modules 1 to 4, M(2) is
transferred to module 5 and M(4) is transferred to module 6. A de-
tailed description of Figure 18(c) follows:
Line 1:	 The name of the system is HELOGIC.
Line 2:	 input termina ls X, 5 bits long (numbered 1 through 5), and
S, 1 bit long.
Line 3:	 Output terminals M23, M24, and M234, 1 bit long, and M, 4
bits long (numbered 2 through 5).
Line 4:	 A single phase .:lock (time) P.
Line 5:	 A latch by name SW
.ine b:
	 Register A, 6 bits long (numbered 2 through 7). Modules 1
to 6 of Figure 18(a) are named as A(2:7).
Lines 7-9: Declare Boolean declarations corresponding to Figure 18(b)..














































(45 * Sl + y2	 ) * (X1 	 + M2 ^) * (X3 	 + X4 ^ )
1
'45 =X1 +(X2 *X3	*X5 ' *M4';
t
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Note that identifier names are not required to be declared in the
terminal declaration. (For example, CM is not required to be declared
as terminal). Also, sometimes using <ID> rather than <BO> reduces the
circuit. For example, if CCl was declared as BOolean, then it would
require 4 standard cells to implement M(2) (an inverter and a 2-input
AND cells to implement CC2, a 3-input AND to implement CC1, a 2-input
AND to implement outputs of CC1 and CC2). The current description
requires 3 standard cells to implement M(2) (an inverter and a 2-input
AND cells to implement CC2, a 4-input AND to implement CU and output
of CC2).
Line 14:	 Automaton CONP is controlled by clock P.
t	 Line 15:	 When SW is 1, (2:5) is transferred to A(2:5), M(2) is
transferred to A(7), if clock P is present. The periods at the end of
line 15 terminate the IF-THEY on SW; AU and SY declarations respectively.
Line 16:	 Sets the flags of DDLTRN to output the results of each of
the six phases and the facility table (see Table 2).
The first 7 equations of the DDLTRN phase 6 output are BEs and the
rest of them are RTEs. Figure 18(d) shows the input commands for
DDLSIM. Flags for DDLSIM are set for octal data input (3) and binary
output (6) in Line 1 (refer to Table 4.2 of [41). SW is initialized to
1 on Line 2. An input/cutput trigger TR (raising edge of P) is declared
in Line 3. Lines 4 and Line 5 read in the values for S and X when TR is
un. (There are 14 sets of values). The values of CONP, A, S, X, M,
M23, M24 are to be output when TR is on (Line 6). The simulation is
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Figure 18(f) shows the synthesis output for the sequential cir-
cuit. The NET l for the identifier M23(1) _has only one entry '•n the
NET Table. M23(1) is connected to pin number 4 of cell number 1 (cell
$	 number l corresponds to the standard cell 1720 in the cell table).
..Figure 18(g) -shows the circuit diagram for the sequential circuit
drawn from synthesis output. There are more cells in the automatic de-
sign-compared to the manual design. The excessive cells are due to the
4	 following:
(1)	 (X(1)*S) is repeated in equations M(2) and M(3). This re-
petition adds 2 more cells (an inverter and a 2-input AND). This can
be avoided by declaring (X(1)*S) as:
<BO> Z ^(X(1)*S) and using Z in equations M(2) and M(3).
(2) The SW test condition is not necessary in Line 15 of Figure
- 18(c). The SW condition of the BEs and RTES in the DDLTRN output adds
9, 2-input AND cells. Without SW condition in an . Automaton the simula-
tor gives an error ccndition.
(3) An inverted output is available for the D-Flip-flop. For_
"A(2), "A(3), "A(5), and AA(7) use of the inverted.output can save
4 - inverters.
(1) and (2) above are.DDL description dependent, (3) can not be
avoided in the present implementation because the registers are imple-
mented later in the process and as such, the inverted output information,
's not available during BE synthesis. The mammal design is drawn with
single gate cells only, whereas the automatic design uses larger cells.
-79
6.2 SERIAL TWOS COMPLEMENTER
Figure 19 shows a serial 2's complementer circuit along with the
DDL description, DDLTRN output, simulation commands, synthesis output,
and the circuit using the synthesis output. For DDL description
(Figure 19(b) and simulation commands (Figure 19(c), refer to [4].
"igure 19(d) shows the simulation output. Figure 19(e) shows the
synthesis output for the serial 2's complementer design.
i.
Figure 19(f) shows the circuit design for serial 2's complementer
. drawn from synthesis output. There are more cells in the automatic de-
sign compared to the manual design. The excessive cells are due to the
following:
(1)	 An inverter and a 3-input AND cell can be saved by declar-
ing C(2)*"C(1)*C(0) as Boolean declaration.
G	 The SW and T conditions in the declaration are not necessary
	
i
	 in the .tines 10 and 11 of Figure 19(b). The SW and T conditions of the
ti
BEs and RTES in the DDURN output adds 10, 2-input AND cells, and 4
inverters in the automatic design.
(3)	 As discussed in 6.1, inverters for 'C(1), 'S, "R(6) can be
saved by using available inverted outputs of the D-Flip-flops.
(1) and (2) above are also DDL description dependent, (3) can not
be avoided in the present implementation because the registers are im-
	
1	 pleraented later in the process, and as such the inverted output infor-
mation is not available during BE synthesis.
"'he state declaration in the automatic desiSa changes automaton
G0 11' to a register anJ corresponding :Mates BEs. 'The register transfer
occurs only if the condition part (part of wh-ch in turn is dependent on
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Figure 19(c): Simulation Commands
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the clock and other BE output is independent of the state declaration.
6.3 MEMORY
Figure 20 shows a DDL description for 4 -words, 4 bits /word mem-
ory, along with the DDLTRN output, simulation commands, simulation out-
put, and the circuit using the synthesis output. A detailed descrip-
tion of Figure 20(a) follows:
Line 1:
	 The name of the system is MEMORY
Line 2:	 Four words of the memory are declared as 4-registers R1,
R2, R3, and R4, each 4 bits loi% (numbered as 1 through 4). Register
OU is also 4 bits long (numbered as 1 through 4), used as a buffer.
Line 3:	 A single phase clock (time) ME.
Line 4:	 Input terminals R,'^. and WR, 1 bit long, for READ and WRITE
operations respectively. Terminal S, 2 hiu^ long, to provide word ad-
dress.
Line S:	 Automaton W1 is controlled by Clock ME.
Lincs 6-9: Tile REt%b and WRITE operations take place when clock (ME) is
present. The register (word) is selected depending on the value of S.
The contents of the register (buffer) OU is transferred to the
selected rv,,jster (word) if the WR signal is on. The contents of the
6elected register (word) is transferred to the register (buffer) OU if
the .%'E signal is on.
Line lU:
	
Sets the flays of I)DI RN to output the results of each of
the six phases and the facility table.
Figure 20(b) shows the input commands for DDLSIM. Flags for
DDLSIM are scat for decimal data input (4) and binary data output (6)
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1, 2, 3, and 4 respectively in line 2.	 The register OU is initialised
ato 4 in line 3.	 An input/output trigger TR (raising	 of ME) is de-edge
clared in line 4.
	
L.tne S reads in the valued for R8, WR, and 8 when
the TR is on.	 (There are 4 sets of values). 	 The values of RI, R2, R3,
((^^
R4, RE, WR, OU, and S are :o be output when TR is on (line 6). 	 The
simulation is started with the <SI> in line 7.	 Figure 20(c) is the
Lsimulation output.	 Figure 20(d) shows the synthesis output for the
memory circuit. 
Figure 20(e) shows a circuit diagram for the 4 words, 4 bit/word
memory circuit drawn from the synthesis output. 	 The automatic design
from the DDL description output does not add any more cells compared
to the manual design.
r
6.4 VARIABLE TIMER
Figure 21 shows a variable timer circuit, along with the DDL de-
_i
scription, DDLTRN output, simulation commands, simulation output, syn-
thesis output, and the circuit using one synthesis output. 	 Figure
i 21(a) is the block diagram for the variable timer circuit. 	 The circuit
f
consists of a divide by 3600 circuit R along with a counter CT that
counts the number of times R goes to zero.	 CT is compared with the
input setting IN.	 If IN equals CT, an output pulse is given, and the
start register is reset to disable the clock.	 ABORT input clears R,
CT and START.	 START input sets START. 	 A detailed description of
R Figure 21(c) follows:
Line 1:	 The name of the system is VTIMR.
Line 2:	 Declares 12 bits register R, 6 bits registers CT andlN
(numbered 1 through 21).	 START and ABORT are 1 bit registers.
Line 3:
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Line 4:	 Terminals OUT, X, Y are 1 bit long. Terminal XA is 6 bits
T long.
Lines	 5-6: line 5 compares each bit of CT and IN.	 If all bits are
•
equal,	 then in line 6, X is set.	 Y checks for count in R to be 3600.
Lines 1-10: A special operator named by CNTIJP.
	 The output of the
n - operator is 12 bits number.	 The input is through the argument Z	 (7. is
a formal parameter). The operator CNTUP is simply an add 1 circuit.
Line 11: Automaton VTMR is controlled b y the clock P. VTMR is 2
bits long, thus can have a maximum of 4 states.
Line 12: State 1 with identification 0.
	 Automaton VTMR waits in I
till START is 1.	 Mlhen START is 1, CT is reset if ABORT is 1; ABORT
and OUT are reset, and a transition to state S is made (all in parallel).
The period terminates I.
Line 13:
	
State S with the designation 1. 	 R is incremented by 1	 (R
is counted up fro.a 3595 rather than zero, to save some simulation
steps).	 Transition is made to state T, 	 if Y is set, else remains in
Lite same state.	 The periods terminate	 IF-THEN and state S.
Line 14:	 State T with the designation 2. 	 CT is incremented by 1.
OUT and ABORT are reset if X is set.	 Unconditional transition to state
I	 is made.	 The periods at the end of line 14 terminate IF-THEN,	 state
T.	 ST, AU and S1' declarations respectively.
Ling: 15:
	
Sets the flags of DDLTRN to output 	 results at each of the
six phases and facility tab'e.
Figure	 21(d)	 sh)ws the input commands :or DDLSIM. 	 Flags for
'	 DOLSIM are set for decimal data input	 (4) and decimal data output 	 (8)
in	 line 1.
	
line 2	 initializes	 IN with value	 5.	 line 3 initializes
r. 
ABORT' and START with 1.	 Line 4	 loads R with 3595 whenever in I state.
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Line 5 is output trigger TR (raising edge of P). Line F outputs R, CL,
1N, ABORT, START, OUT, VTMR when TR is on. Line 7 stops simulation
after time 120. The simulation is started with <SI> to line 8. The
E ^' simulation output is iveo in Figure 21(e). Fi re 21
	 givesy	 P	 g	 8 igur 	 f() B a syn-
thesis output for the variable timer circuit.
Figure 21(b) shows the manual circuit for the variable timer.
There a:e more cells in an automatic design compared to manual design.
The excessive cells are due to the following:
(1) The manual design uses a binary counter. Tile counter in
'	 DDL description is described by add 1 circuit. THs adds 24 more cells
for line 10 of Figure 21(c).
(2) The use of the states in an automaton aid., extra cells that
are required in the automatic design. (The first 9 BEs which describe
states, add 8, 2-input AND cells and 2-inverters. The condition
portion of RTES add 7 cells (1 standard cell 1800, 2-18709, 1-1620,
and 3-inverter:;, along with the 2-19308 to declare VIMR register).
6.5 MINICOMPUTER
Figure 22 shows a minicomputer description along with the DDLTRN
output, simulation commands, simulation output, and synthesis output.
For details of the DDL description Figure 22(a), refer to [4].
Figure 22(b) shows the input commands for DDL5E':. Flags for
DDLSIM are set for decimal data input and output (4 and 8) in line I.
The memory locations 0 to 14 are initializes. in linen 2 to 4. Line 5
reads PC value whenever in IN state. Line 6 initializes START with
one. _.ine 7 outputs CPU, IR, PC, `AR whenever in IN state. Lines 8.9
output MAR, 4BR, IR, ACC whenever in FE. and EX itates. The simulation
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Figure 22(d) shows the synthesis output for the minicomputer.
6.6 SUMMARY
From the above examples, it is clear that DDLSYN adds some extra
inverters in an automatic design. Other extra cells in an automatic
design are dependent on the DDL description. State declaration adds
some extra cells in the automatic design. Careful use of state is






An algorithm to synthesize the logic implied by a DDL description
'	 along with its implementation details were given.
	 The net and cell
table outputs of the synthesis program DDLSYN are of the format re-
quired by the other CADAT programs.	 Manual generation and inputting; of
the net data into the CADAT system is very time consuming. 	 DDLSYN does
Le
this automatically. 	 The net table created by DDLSYN is stored as a
 disk resident file.	 Other CADAT programs can use this file very easily.
The DDLSYN is general enough to be useful in any LSI design en-
vironment.
	 Formal logic minimization aspects were not considered during
DDLSYN implementation, although the constants and operations involving
F	 constants were taken care of. 	 A	 D	 flip-flop is assumed for each bit
of the registers declared in DDL.
	 The available inverted output of the
flip-flop is not used in the synthesis process.
	 Hence,	 some additional
inverters are generated for synthesis.
	 The modularity DDL description
is lost during synthesis, since the system is synthesized as a single
unit.I _
•	 The hardware generated by DDLSYN is almost equivalent in cost to
that designed manually.
	
Some additional hardware is generated due to
the finite state machine model assumed by DDL.
	
Careful use of <ID> and
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APPENDIX A. SYNTAX DIAGRAMS FOR DDL CONSTRUCTS
The syntax diagrams for the DDL description constructs are given
in this appendix. For the detailed description and examples of DDL
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APPENDIX B. SYNTAX DIAGRAMS FOR SIMULATOR COMMANDS
The syntax diagrams for the DDL simulator commands are given in
this appendix. For the detailed description and exampled of DDL simu-
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This appendix presents the detailed flowcharts of the synthesis
program. Refer to Table 6 and 7 in Chapter 5 for the array names and
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